

REMARKS

Reconsideration of this application, as amended, is respectfully requested.

Claims 1, 3-34, and 36-69 remain pending. Claims 1, 3-34, and 36-69 have been rejected.

In this response, claims 1 and 34 have been amended. No claims have been cancelled.

No claims have been added. Support for the amendments is found in the specification, the drawings, and in the claims as originally filed. Applicants submit that the amendments do not add new matter.

Applicants reserve all rights with respect to the applicability of the Doctrine of Equivalents.

Claims 1, 5-7, 11-14, 17-20, 23-30, 32-34, 38-40, 44-47, 50-53, 56-63, 65-66, and 68 have been rejected under 35 U.S.C. § 102(e) as being anticipated by U.S. Patent No. 6,446,198, to Sazegari (“Sazegari”).

Amended claim 1 reads as follows:

A method for execution by a microprocessor in response to receiving a single instruction, the method comprising:

receiving a string of bits having a first plurality of segments;

receiving a plurality of data elements including a control information specifying a location and a length of a second plurality of segments in the string of bits;

generating a plurality of indices for one or more look-up tables that includes selecting the second plurality of segments from the first plurality of segments based on the control information;

receiving a configuration indicator, wherein the configuration indicator indicates how to configure a plurality of look-up units into one or more look-up tables for execution of the single instruction;

configuring the plurality of look-up units into the one or more look-up tables according to the configuration indicator;

looking up simultaneously a plurality of entries from the one or more look-up tables using the plurality of indices, the one or more look-up tables configured from the plurality of look-up units, wherein each of said plurality of look-up units is a memory unit that is separate and distinct from others of said plurality of look-up units and is individually accessible independent of operations of the other look-up units, wherein a number of bits in the indices for the entries into the one or more look-up tables varies based upon how the plurality of look-up units are configured into the one or more look up tables; and

combining the plurality of entries into a first result;
wherein the above operations are performed in response to the microprocessor receiving the single instruction.

(emphasis added)

Sazegari discloses the following:

For table lookup operations, the permute instruction can be used to perform 16 simultaneous lookup operations on a 32-byte entry table. FIG. 4 illustrates such a table 34, which consists of two 16-byte vectors, data1 and data2. Each vector can be stored in one register of the CPU. The permute instruction can be used to simultaneously read 16 values from these two vectors, in accordance with index values in a register 36, and store the 16 output results in sequential order in another register 38.

Since the permute instruction selects bytes from two registers which each have a maximum length of 128 bits, or 16 bytes, it is capable of selecting from among 32 different bytes, or entries in the table. Each of these 32 different entries can be uniquely identified with five bits of each byte in the index register 36. Consequently, the three most significant bits of each byte in this register are unused when the permute instruction is employed for table lookups, as described above. In accordance with the present invention, these three unused bits are employed to expand the size of a table which can be indexed by means of the permute instruction. This result is accomplished through the use of a "select" instruction in combination with multiple permute operations.

(Sazegari, col. 4, lines 24-46)(emphasis added)

Thus, Sazegari merely discloses that each of the entries in the table can be uniquely identified with five bits in the index register. In contrast, amended claim 2 refers to a number of bits in the indices for the entries into the one or more look-up tables that varies based upon how the plurality of look-up units are configured into the one or more look up tables. Sazegari fails to disclose generating a plurality of indices for one or more look-up tables that includes selecting the second plurality of segments from the first plurality of segments based on the control information, wherein a number of bits in the indices for the entries into the one or more look-up tables varies based upon how the plurality of look-up units are configured into the one or more look up tables.

Because Sazegari fails to disclose all limitations of amended claim 1, applicants respectfully submit that claim 1, as amended, is not anticipated by Sazegari under 35 U.S.C. § 102(e).

For at least reason that are similar to those reasons discussed above with respect to amended claim 1, applicants respectfully submit that claims 5-7, 11-14, 17-20, 23-30, 32-35, 38-40, 44-47, 50-53, 56-63, 65-66, and 68 are not anticipated by Sazegari under 35 U.S.C. § 102(e).

Claims 3-4, 8-10, 15-16, 21-22, 31, 36-37, 41-43, 48-49, 54-55, 64, and 69 have been rejected under 35 U.S.C. § 103(a) as being unpatentable over Sazegari in view of the Examiner's taking of Official Notice.

As set forth above, Sazegari fails to disclose, teach, or suggest generating a plurality of indices for one or more look-up tables that includes selecting the second plurality of segments from the first plurality of segments based on the control information, wherein a number of bits in the indices for the entries into the one or more look-up tables varies based upon how the plurality of look-up units are configured into the one or more look up tables, as recited in amended claim 1.

Given that claims 3-4, 8-10, 15-16, 21-22, 31, 36-37, 41-43, 48-49, 54-55, 64 and 69 contain the limitations that are similar to those limitations discussed with respect to amended claim 1, applicants respectfully submit that claims 3-4, 8-10, 15-16, 21-22, 31, 36-37, 41-43, 48-49, 54-55, 64 and 69 are not obvious under 35 U.S.C. § 103(a) over Sazegari.

The Examiner has rejected claim 67 under 35 U.S.C. § 103(a) as being unpatentable over Sazegari in view of U.S. Patent No. 5,526,501 to Shams ("Shams").

Shams, in contrast, discloses variable accuracy indirect addressing scheme. Shams fails to disclose, teach, or suggest generating a plurality of indices for one or more look-up tables that includes selecting the second plurality of segments from the first plurality of segments based on

the control information, wherein a number of bits in the indices for the entries into the one or more look-up tables varies based upon how the plurality of look-up units are configured into the one or more look up tables, as recited in amended claim 34.

Furthermore, even if Shams and Sazegari were combined, such a combination would still lack generating a plurality of indices for one or more look-up tables that includes selecting the second plurality of segments from the first plurality of segments based on the control information, wherein a number of bits in the indices for the entries into the one or more look-up tables varies based upon how the plurality of look-up units are configured into the one or more look up tables, as recited in amended claim 1.

Given that claim 67 depends from amended claim 1, and adds additional limitations, applicants respectfully submit that claim 67 is not obvious under 35 U.S.C. § 103(a) over Sazegari in view of Shams.

It is respectfully submitted that in view of the amendments and arguments set forth herein, the applicable rejections and objections have been overcome. If there are any additional charges, please charge Deposit Account No. 022666 for any fee deficiency that may be due.

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP

Date: August 3, 2009

By: /Tatiana Rossin/

Tatiana Rossin
Reg. No.: 56,833

1279 Oakmead Parkway
Sunnyvale, California 94085-4040
(408) 720-8300

Customer No. 045217